DP FPU (64 bit IEEE) (verilog)

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

DP FPU (64 bit IEEE) (verilog)

1,789 Views

Double Precision FPU - Verilog (needs more testing) - tuned for size not (necessarily) speed

BTW - My verilog is not fantastic, so if you wish to re-engineer - please feel free to do so and re-post here http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/smile.gif

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.