Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Data Mask Pins for Cyclone III DDR2 Interface

Altera_Forum
Honored Contributor II
‎10-16-2014 12:36 PM
1,081 Views

I am currently trying to implement a 32-bit wide DDR2 interface using 2x MT47H128M16RT-25E:C and a EP3C40F484Cx Cyclone III. When it comes to pin assignments for the data mask pins, I am a bit confused. Application note an-445 (http://www.altera.co.jp/literature/an/an445.pdf) p. 9 states that DM pins on the memory device should be connected to DQ pins on the FPGA, while the pin information (http://www.altera.com/literature/dp/cyclone3/ep3c40.pdf) for my device has both DQ and DM pins. Is it really the case that the DM pins on my FPGA should not be used?  

 

Any shared thoughts or experiences on this would be highly appreciated! 

 

Thomas
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.