Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20867 Discussions

Definition of 'mode' in Cyclone10LP datasheet

SpikeNi
Beginner
963 Views

SpikeNi_0-1687264355123.png

In the section ‘transmitter timing spec’, what is the meaning of mode?

Labels (1)
0 Kudos
4 Replies
AqidAyman_Intel
Employee
914 Views

Hello Spike,


Thank you for reaching out Intel FPGA Community.


From what I understand, the mode here means the channel used, so the datasheet differentiates the information according on the channel used in the design.


Regards,

Aqid


0 Kudos
FvM
Valued Contributor III
908 Views

Hi,

"mode" refers to the number of bits used by the serdes. 

0 Kudos
AqidAyman_Intel
Employee
831 Views

Hi,

Yes, after checking, I feel it more appropriate to say it refers to number of bits used by SERDES.

Thank you for this.


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
745 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply