Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21259 Discussions

Delay involved in async propagation of input signal via Cyclone V SOC/FPGA die

NKuma51
Beginner
930 Views

We are using Cyclone V SOC along with Quartus Prime Standard Edition, and we would like to the know the delay involved for the input pin/signal (asynchronous) to propagate through the fpga/soc die without getting clocked in (not synchronized using sync registers) and come out via an output pin of the same fpga/soc.

How much would the delay be in this case?

We are seeing close to 12 ns in our case, is this real or are we doing something wrong?

What all factors contribute to this delay? Like input buffer delay for input pin/port, output buffer delay for output pin/port, internal propagation/routing delay, what else?

 

Why do I need answer to this question: I know you are thinking why we would not clock in (synchronous) the incoming async signal, we plan on doing this eventually but for now we are just trying to understand what is happening in our design for debugging an issue.

 

thanks in advance 

Labels (1)
0 Kudos
3 Replies
sstrell
Honored Contributor III
874 Views

Doesn't sound out of the realm of possibility depending on the pins and route selected.  Are you measuring the 12ns directly or using the timing analyzer in Quartus?

0 Kudos
RichardTanSY_Intel
814 Views

Are you using the timing analyzer to measure the 12ns delay?


Regards,

Richard Tan


0 Kudos
RichardTanSY_Intel
765 Views

We noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support. We apologize for any inconvenience this may cause and we appreciate your understanding.

If you have any further questions or concerns, please don't hesitate to let us know.

Thank you for reaching out to us!

 

Best Regards,

Richard Tan


0 Kudos
Reply