Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Do Arria A10 LVDS inputs support weak pull ups/downs?

Altera_Forum
Honored Contributor II
‎03-21-2018 07:25 PM
2,179 Views

Does the Arria A10 support internal weak pull-ups/pull-downs on the LVDS input lines? I can't find this info in the datasheet?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-23-2018 08:17 AM
1,323 Views

Hi, 

Check for “Internal Weak Pull-Up and Weak Pull-Down Resistor” in following datasheet & Quartus tool has internal weak pull-up & LVDS options but it allows either weak Pull-up or LVDS not both simultaneously,check below snap. 

 

https://www.altera.com/en_us/pdfs/literature/hb/arria-10/a10_datasheet.pdf 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards 

Vikas Jathar  

Intel Customer Support – Engineering 

(Under Contract to Intel)
Preview file
20 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.