Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19071 Discussions

Documentation for twentynm_iopll

roeekalinsky
New Contributor II
429 Views

Is there any documentation available for the WYSIWYG component twentynm_iopll of the twentynm atom library?

I'm interested in descriptions of its ports, its configuration parameters and their supported values, modes of operation, etc.

Thanks,

-Roee

 

0 Kudos
8 Replies
RichardTanSY_Intel
412 Views

Hi @roeekalinsky 

 

We do not provide documentation on the WYSIWYG component twentynm_iopll.

 

You may checkout the IOPLL IP User Guide instead. 

https://www.intel.com/content/www/us/en/programmable/documentation/mcn1403678389838.html

 

Best Regards,

Richard Tan

roeekalinsky
New Contributor II
408 Views

@RichardTanSY_Intel, thanks for the reply.

 

I'm already well acquainted with this document. I've been attempting to use the IOPLL IP, and finding that it's not working as expected per this document.

 

This document fails to explain what I'm seeing, and thus far so does this community forum (see: https://community.intel.com/t5/Programmable-Devices/Clock-synthesis-and-de-skewing-using-an-IOPLL-in... )

 

So there's the catch 22. The generated IP doesn't seem to be working right, and at the same time it obscures what's really going on underneath, which is making it impossible to debug. Hence the desire to gain better visibility into what's really happening at the WYSIWYG level.

 

If Altera can't/won't provide visibility at the WYSIWYG level, what else do you suggest?

 

Thanks,
-Roee

RichardTanSY_Intel
399 Views

Hi @roeekalinsky 

 

You can view the twentynm_iopll components in the twentynm_components.vhd file at the <installation libraries>\quartus\libraries\vhdl\wysiwyg

I am not sure if this will helps you in anyway as there is no documentation on this. 

 

If an IP is not working as expected as what written in the documentation, this may be potentially a bug.

If so, you can send us a simple design that duplicate the error and we will get the engineering to check on this. 

 

Best Regards,
Richard Tan

p/s: If any answer from the community or Intel support are helpful, please feel free to give Kudos. 

roeekalinsky
New Contributor II
386 Views

Thanks, @RichardTanSY_Intel.

 

Yes, I had already found the component declaration, but without documentation that's not particularly useful.

 

As to the IP, I've now obtained clarification on the IP's behavior that I was observing. The IP is reportedly operating per its design intent. The apparent discrepancy was a matter of misunderstanding / incorrect assumptions about the IOPLL's operating characteristics when its refclk input is fed by a GCLK, a supported topology but whose compensation characteristics were not explicitly specified in the documentation for the IP either.

 

A general plea to Intel/Altera, not only on this particular issue: Please make more comprehensive documentation available to us end users. It will save everyone a lot of time and headaches, and reduce Intel's customer support burden.

 

Thanks,
-Roee

RichardTanSY_Intel
378 Views

Hi @roeekalinsky 

 

Could you help to describe more on the misunderstanding about the IOPLL operating characteristics when its refclk input is fed by a GCLK?

Perhaps a screenshot may helps for understanding. 

After that, I will feedback to the engineering based on your feedback so to update the document accordingly. 

 

Best Regards,
Richard Tan

p/s: If any answer from the community or Intel support are helpful, please feel free to give Kudos. 

roeekalinsky
New Contributor II
373 Views

Hi @RichardTanSY_Intel ,

 

I described it in greater detail in the other thread that I referred to earlier:

https://community.intel.com/t5/Programmable-Devices/Clock-synthesis-and-de-skewing-using-an-IOPLL-in...

 

Please see my post of yesterday on that thread.  If what I described there is not sufficiently clear, or if you'd like any more information on the issue, please let me know and I'll be happy to provide.

 

Thanks,

-Roee

RichardTanSY_Intel
349 Views

Hi @roeekalinsky 

 

I have spoke with the agent that taking care of your other case. The agent will help to communicate with the internal team in regards to the document not clear issue. 

I believe I have answered the question in this case. With that, please allow me to transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Best Regards,
Richard Tan

p/s: If any answer from the community or Intel support are helpful, please feel free to give Kudos. 

 

roeekalinsky
New Contributor II
342 Views

Thanks, @RichardTanSY_Intel.

 

Yes, you've answered my question. Thanks. And thank you for passing this along to your internal team so they can hopefully improve the documentation.

 

Having a better understanding the limitations of the IOPLL, I've now achieved my design goals using a different approach. So as far as I'm concerned, we can close the thread.

 

Thanks again,
-Roee

Reply