Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18511 Discussions

Dual-port on-chip memory for two nios communication

töz00
New Contributor I
163 Views

hello,

I implemented 2 nios processors. i want to send some calculations from one nios to other nios. so i decided to use Dual-port on-chip ram for this.

For example i want to send a simple 2 sinus calculations from one to other. How can i implement this communication with c code?

0 Kudos
4 Replies
EricMunYew_C_Intel
Moderator
126 Views

Hi, Taha

 

You can implement the dual-port RAM to be one write port and one read port. One Nios write the sinus data to the write port, and the other Nios read it from the read port.

The write and read ports can be implemented by using a single clock, or separate clocks.

 

Please refer to below for implementation:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_ram_rom.pdf

 

You may use pointer to the variable in the dual port RAM.

 

Thanks.

 

Eric

EricMunYew_C_Intel
Moderator
126 Views

Hi, Taha

 

Can we close this ?

 

Thanks.

 

Eric

töz00
New Contributor I
126 Views

Yes sir, i totally solved my problem. Thank you for your support​. You can close this case.

EricMunYew_C_Intel
Moderator
126 Views

Thanks Taha.

Reply