Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

EMAC and MDIO routing

Brainiac
Beginner
‎06-23-2021 04:52 AM
777 Views

Hello!

I have arria 10 board. There is a PHY which connected to shared pins of SoC. RGMII interface is connected to third quadrant of shared pins and MDIO interface is connected to first quadrant of shared pins. I need to use hardware MAC in fpga. Is it possible to connect MDIO interface of hardware MAC by shared pins to the first quadrant(which is HPS connected) and RGMII interface through FPGA and third quadrant(which must be FPGA based) of shared pins?

0 Kudos

Link Copied

1 Reply
EBERLAZARE_I_Intel
Employee
‎06-27-2021 04:04 PM
722 Views

Hi,

 

Please read the Arria 10 SoC Device Design Guidelines section 4.5.1:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an-a10-soc-device-design-guidelines.pdf#page=46

 

If you have further questions, let me know.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.