Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

EP4CE15M9I7N configuration

XQSHEN
Novice
1 167 Visites

 

Hello,

 

Any issue with below configuration?

As status, conf_done, MSEL, JTAG are using different pull up supply voltage, I am not sure if there is any issue.

XShen1_0-1638687648608.png

 

0 Compliments
6 Réponses
NurAiman_M_Intel
Employé
1 148 Visites

Hi,


Thank you for contacting Intel community.


Please refer to Cyclone IV pin connection guidelines. You can get the Cyclone IV handbook from the link below, and download the pin connection guidelines from the handbook.


https://www.intel.com/content/www/us/en/products/details/fpga/cyclone/iv/docs.html?s=Newest


Regards,

Aiman


0 Compliments
XQSHEN
Novice
1 134 Visites

I think I followed the guide.

As status, conf_done, MSEL, JTAG are using different pull up supply voltage, do you see any issue?

0 Compliments
NurAiman_M_Intel
Employé
1 124 Visites

Hi,


It is advisable to follow pin connection guidelines as the guideline was tested and approve by Intel.


Regards,

Aiman


0 Compliments
XQSHEN
Novice
1 104 Visites

I appreciate if you can direct answer my question .

0 Compliments
NurAiman_M_Intel
Employé
1 082 Visites

Hi,


We do not know the potential risk, apart from our connection guidelines as we have not tested it.


Apologize for the inconveniences.


Regards,

Aiman


0 Compliments
NurAiman_M_Intel
Employé
1 040 Visites

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


0 Compliments
Répondre