Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

EP4CE15M9I7N ddr2 pin list

XQSHEN
Novice
1,262 Views

From attached pinlist, I saw there is DQS for package F256/U256.

I would like to confirm EP4CE15M9I7N (M256) can support DDR2 RAM, right?

Should follow the same pin list of F256/U256?

0 Kudos
3 Replies
AdzimZM_Intel
Employee
1,221 Views

Hi XShen1,


I'm Adzim. Thanks for using Intel Community.


For the Cyclone IV device specification, you can visit the page in the link below:

https://www.intel.com/content/www/us/en/products/sku/210469/cyclone-iv-ep4ce15-fpga/specifications.html


From there you can see that the Cyclone IV device can support the SDR, DDR and DDR2 memory interface.


For the pin location, you can use the F256/U256/M256 as highlighted in the pinout file.

I think you can refer to that packages as they might have the same DQS pins as well.


Regards,

Adzim



0 Kudos
AdzimZM_Intel
Employee
1,206 Views

Hi


Do you have any question regarding to this topic?


Regards,

Adzim


0 Kudos
XQSHEN
Novice
1,137 Views
0 Kudos
Reply