Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19343 Discussions

What is clklow signal of fPLL

SJadh1
Beginner
1,022 Views

Hello,

 

I would like to know what is clklow signal of fPLL.

 

What is its relation of reference clock input to fPLL ?

 

Thanks & Regards,

Sachin Jadhav

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
236 Views

Hi ,

The clklow is been explained in the page no: 363 of the below document.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/ug_arria10_xcvr...

This signal should be used with Intel external soft lock detection logic.

bitstreamer
Novice
179 Views

That's a direct quote from the user guide, but I don't think this answers the question. Where is the external soft lock detection described? Google doesn't show any reference for an Intel soft lock circuit.

Reply