Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Edge or level triggering

Altera_Forum
Honored Contributor II
‎04-22-2014 02:09 AM
1,349 Views

Im simulating sequential gate functions in quartus. Both functional and timing simulation was performed. 

Now how do i change the triggering in the simulation from edge to level trigger? 

As by default quartus sets all simulated waveforms in edge triggering. 

 

Thanks.;)
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-22-2014 07:11 AM
523 Views

What exactly do you mean? the circuit simulation should match the behaviour of the real circuit, unless there are some poor design practices in your code...

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.