Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Edge or level triggering

Altera_Forum
Honored Contributor II
1,342 Views

Im simulating sequential gate functions in quartus. Both functional and timing simulation was performed. 

Now how do i change the triggering in the simulation from edge to level trigger? 

As by default quartus sets all simulated waveforms in edge triggering. 

 

Thanks.;)
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
516 Views

What exactly do you mean? the circuit simulation should match the behaviour of the real circuit, unless there are some poor design practices in your code...

0 Kudos
Reply