Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20984 Discussions

Error(261009):Signal tap checksum mismatch

anrfpga
Novice
1,122 Views

Hi All,

 

I am trying to use the signal tap analyzer while booting the device from the SD card. The HPS is up and running and I am able to run the applications but the signal tap which was working fine with previous builds stopped working because of the checksum mismatch issue. The exact error is given below:

 

Error(261009): Cannot run Signal Tap Logic Analyzer. Signal Tap File is not compatible with the file programmed in your device. The expected compatibility checksum value is 0xF7C3EF7F; the value read from your device is 0xDE76EF7F

 

I believe the .rbf and .jic files are up to date and are properly programmed as I am able to access updated components/registers from the HPS.

 

How do I verify the .stp file is up to date? Can I access/read the file in the device, check its checksum and compare it with the file that I have on my system?

 

or is the issue coming because of some other mismatch? What else could cause this issue?

 

Any help in resolving it is highly appreciated.

 

Thanks

Nikhil

0 Kudos
1 Solution
sstrell
Honored Contributor III
1,111 Views

The easiest solution is to simply recompile with the current .stp file.  Trying to figure out what was changed in the .stp to make it mismatch with the programming files is not easy.

Once you have a matching .sof, you can add it to the SOF Manager in the .stp file (it's in the JTAG configuration section of the window).  That way the tool will always let you know if the current .stp file settings are compatible with the programming file.

View solution in original post

0 Kudos
3 Replies
sstrell
Honored Contributor III
1,112 Views

The easiest solution is to simply recompile with the current .stp file.  Trying to figure out what was changed in the .stp to make it mismatch with the programming files is not easy.

Once you have a matching .sof, you can add it to the SOF Manager in the .stp file (it's in the JTAG configuration section of the window).  That way the tool will always let you know if the current .stp file settings are compatible with the programming file.

0 Kudos
anrfpga
Novice
1,095 Views

Thanks for your response. It helped me resolve my problem. The .sof file that I have to add in the .sof manager window was not up to date. The tool automatically picked an old .sof file that I manually generated from the current directory.

0 Kudos
JingyangTeh
Employee
1,053 Views

Hi


Since this thread been resolve, I shall set this thread to close pending. If you still need further assistance, you are welcome reopen this thread within 20days or open a new thread, some one will be right with you.


If you happened to close this thread you might receive a survey.  If you think you would rank your support experience less than 10 out of 10, please allow me to correct it before closing or if the problem can’t be corrected, please let me know the cause so that I may improve your future service experience.


Regards

Jingyang, Teh


0 Kudos
Reply