Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 讨论

F-Tile PCIe Hard IP Linux Driver

emrahener
初学者
2,302 次查看

Hi,

F-Tile PCIe Hard IP Page below says there is a Linux driver for the IP. How Can I access the driver files / project ? Is there any SW example using this driver? Please specify the direct link.

 

https://www.intel.com/content/www/us/en/products/details/fpga/intellectual-property/interface-protocols/pcie-f-tile-hard-ip.html

 

Kind Regards

Emrah ENER

0 项奖励
14 回复数
Wincent_Altera
2,281 次查看

Hi,

 

Thank you for reaching out.

Just to let you know that Intel has received your support request and I am assigned to work on it.

Allow me some time to look into your issue. I shall come back to you with findings.

Thank you for your patience.

 

Best regards,

Wincent_intel


0 项奖励
Wincent_Altera
2,280 次查看

Hi,


You can refer link below for Linux Kernal driver installation.

https://www.intel.com/content/www/us/en/docs/programmable/683372/22-3-7-0-0/installing-the-linux-kernel-driver.html


Regards,

Wincent_Intel


0 项奖励
emrahener
初学者
2,269 次查看

Hi Vincent,

 

We will be using this IP as a 4x4 Gen4 Root Port and I am asking for drivers/ libraries/example sw we can use on HPS side. Not for device mode but for root port mode.   

-Will the those drivers Memory mapped  configuration port ?

-For Enumerating devices and assigning physical addresses is there any SW involvement or is it purely done by Fabric side ?

 

Kind Regards,

Emrah ENER

 

0 项奖励
Wincent_Altera
2,257 次查看

Hi,


For Arria 10 DMA memory read/write, you can refer to user guide below

https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/archives/ug_a10_pcie_avmm_dma-17-0.pdf

Under section 5.1.1 Read DMA Avalon-MM Master Port

and 5.1.2 Write DMA Avalon-MM Master Port


Let me know if this is helpful.

Regards,

Wincent_Intel



0 项奖励
Wincent_Altera
2,253 次查看

Hi,

 

Please ignore this reply, let me have sometime to find out the  drivers/ libraries/example sw on HPS side

 

Regards,
Wincent_Intel

0 项奖励
Wincent_Altera
2,190 次查看

Hi,


Currently the rootport mode design example for Agilex is not available.

Expected will release at Quartus v23.2 (TBC)


Hope that answered your question.

Regards,

Wincent_Intel


0 项奖励
Wincent_Altera
2,177 次查看

Hi,

I wish to follow up with you about this IPS case.

Do you have any further question on this ?

Regards,

Wincent_Intel


0 项奖励
Wincent_Altera
2,135 次查看

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel


0 项奖励
emrahener
初学者
2,120 次查看

Hi Wincent,

 

When will 2023.2 be available ? My question was on driver availability. From your reply I understand that example HW design generation will be possible starting from 2023.2. Will HPS drivers for root port also be available at the same time ?

0 项奖励
Wincent_Altera
2,119 次查看

Hi,

 

Expected will release before the end of Quarter 2. 
the date still TBC "to be confirm".

When it releases, feel free to resubmit a new ticket.
The support specialist shall help you with that.

 

Regards,

Wincent_Intel

0 项奖励
Wincent_Altera
2,115 次查看
0 项奖励
Wincent_Altera
2,098 次查看

Hi,


I wish to follow up with you.

Am I answering your question ?


Regards,

Wincent_Intel


0 项奖励
emrahener
初学者
2,080 次查看

Thanks Wincent,

 

That answers all my current questions.

 

 

Kind Regards,

Emrah ENER

0 项奖励
Wincent_Altera
2,059 次查看

Hi

 

Glad that it is able to help you


If you have a new question, feel free to open a new thread to get support from Intel experts.

Otherwise, the community users will continue to help you on this thread. Thank you

If you feel your support experience was less than a 9 or 10,

please allow me to correct it before closing or let me know the cause so that I may improve your future support experience.

 

Regards,

Wincent_Intel


0 项奖励
回复