Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21088 Discussions

F-Tile PCIe Hard IP Linux Driver

emrahener
Beginner
1,794 Views

Hi,

F-Tile PCIe Hard IP Page below says there is a Linux driver for the IP. How Can I access the driver files / project ? Is there any SW example using this driver? Please specify the direct link.

 

https://www.intel.com/content/www/us/en/products/details/fpga/intellectual-property/interface-protocols/pcie-f-tile-hard-ip.html

 

Kind Regards

Emrah ENER

0 Kudos
14 Replies
Wincent_Altera
Employee
1,773 Views

Hi,

 

Thank you for reaching out.

Just to let you know that Intel has received your support request and I am assigned to work on it.

Allow me some time to look into your issue. I shall come back to you with findings.

Thank you for your patience.

 

Best regards,

Wincent_intel


0 Kudos
Wincent_Altera
Employee
1,772 Views

Hi,


You can refer link below for Linux Kernal driver installation.

https://www.intel.com/content/www/us/en/docs/programmable/683372/22-3-7-0-0/installing-the-linux-kernel-driver.html


Regards,

Wincent_Intel


0 Kudos
emrahener
Beginner
1,761 Views

Hi Vincent,

 

We will be using this IP as a 4x4 Gen4 Root Port and I am asking for drivers/ libraries/example sw we can use on HPS side. Not for device mode but for root port mode.   

-Will the those drivers Memory mapped  configuration port ?

-For Enumerating devices and assigning physical addresses is there any SW involvement or is it purely done by Fabric side ?

 

Kind Regards,

Emrah ENER

 

0 Kudos
Wincent_Altera
Employee
1,749 Views

Hi,


For Arria 10 DMA memory read/write, you can refer to user guide below

https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/archives/ug_a10_pcie_avmm_dma-17-0.pdf

Under section 5.1.1 Read DMA Avalon-MM Master Port

and 5.1.2 Write DMA Avalon-MM Master Port


Let me know if this is helpful.

Regards,

Wincent_Intel



0 Kudos
Wincent_Altera
Employee
1,745 Views

Hi,

 

Please ignore this reply, let me have sometime to find out the  drivers/ libraries/example sw on HPS side

 

Regards,
Wincent_Intel

0 Kudos
Wincent_Altera
Employee
1,682 Views

Hi,


Currently the rootport mode design example for Agilex is not available.

Expected will release at Quartus v23.2 (TBC)


Hope that answered your question.

Regards,

Wincent_Intel


0 Kudos
Wincent_Altera
Employee
1,669 Views

Hi,

I wish to follow up with you about this IPS case.

Do you have any further question on this ?

Regards,

Wincent_Intel


0 Kudos
Wincent_Altera
Employee
1,627 Views

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel


0 Kudos
emrahener
Beginner
1,612 Views

Hi Wincent,

 

When will 2023.2 be available ? My question was on driver availability. From your reply I understand that example HW design generation will be possible starting from 2023.2. Will HPS drivers for root port also be available at the same time ?

0 Kudos
Wincent_Altera
Employee
1,611 Views

Hi,

 

Expected will release before the end of Quarter 2. 
the date still TBC "to be confirm".

When it releases, feel free to resubmit a new ticket.
The support specialist shall help you with that.

 

Regards,

Wincent_Intel

0 Kudos
Wincent_Altera
Employee
1,607 Views
0 Kudos
Wincent_Altera
Employee
1,590 Views

Hi,


I wish to follow up with you.

Am I answering your question ?


Regards,

Wincent_Intel


0 Kudos
emrahener
Beginner
1,572 Views

Thanks Wincent,

 

That answers all my current questions.

 

 

Kind Regards,

Emrah ENER

0 Kudos
Wincent_Altera
Employee
1,551 Views

Hi

 

Glad that it is able to help you


If you have a new question, feel free to open a new thread to get support from Intel experts.

Otherwise, the community users will continue to help you on this thread. Thank you

If you feel your support experience was less than a 9 or 10,

please allow me to correct it before closing or let me know the cause so that I may improve your future support experience.

 

Regards,

Wincent_Intel


0 Kudos
Reply