Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

FIR Referance Design

Altera_Forum
Honored Contributor II
‎03-09-2009 06:21 PM
1,217 Views

Is there a quartus II project with a .bsf for an implimentation of a FIR filter? 

 

I could have sworn I came across one but now I cannot find it and need one asap. 

 

Thank you in advance for your help.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-09-2009 10:17 PM
538 Views

C:\altera\90\qdesigns\fir_filter

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-10-2009 01:21 PM
538 Views

Hi, 

 

thank you. Do you know of any examples that use the megacore FIR? 

 

Thank you in advance.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.