Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

FPGA utilization

Altera_Forum
Honored Contributor II
‎06-02-2012 11:51 AM
1,087 Views

hi can we use all the user I/O's in the FPGA? If so what wiill happen??????????

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-02-2012 12:41 PM
408 Views

In general you can use all User I/Os, although there may be placement restrictions such as different Bank IO Voltage, dedicated functionality, Dual purpose pins for programming etc. 

 

Enter your pinning in Quartus II and compile your design to validate it.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-04-2012 06:02 AM
408 Views

 

--- Quote Start ---  

hi can we use all the user I/O's in the FPGA? If so what wiill happen?????????? 

--- Quote End ---  

 

 

 

Why not? Pins are made to be used in design, what's the other purpose they could have? :)
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.