Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Fitter error for LVDS o/p ports

Altera_Forum
Honored Contributor II
‎04-13-2016 04:30 AM
1,542 Views

Hi, 

 

 

I am currently executing one vhdl code in quartus. I am getting the following error during fitter. 

 

" error (169175): pin %signal% with lvds i/o standard needs a differential output buffer which is not available on location ae13. " 

 

 

Can you suggest some workaround for this . 

 

Thanks and regards 

Mahima Satsangi
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-13-2016 11:38 AM
573 Views

Re-assign the signal to a pin that does contain the appropriate buffer for the I/O standard you're trying to use. 

 

If you must use that pin then all you can do is change the I/O standard to one that is supported by it. 

 

Cheers, 

Alex
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-13-2016 03:30 PM
573 Views

Thanks for your answer. It really helped. Now Fitter problem is solved.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.