Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Fitter issues for multiple TSE 's (SGMII)

Altera_Forum
Honored Contributor II
‎08-14-2013 11:05 AM
978 Views

Hi all, 

I am building a qsys system with 4x lane pcie and 2x or 3x TSE (SGMII) interfaces on a cyclone iv gx devise. 

My issue is connecting the reconfig blocks to run it through the fitter. 4x lane pcie and 1x SGMII interface can be fitted using 2 independent reconfig blocks. 

How to connect reconfiguration for multiple TSE’s (SGMII) to get my design fitted??? 

 

Regards 

Michel 

 

PS: Cyclone IV Dynamic Reconfiguration Table 3-2 didn’t help me much… maybe I don’t understand it…
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.