Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
21618 Discussions

Frequency of operation of M9K bram

Altera_Forum
Honored Contributor II
5,689 Views

Hi, 

 

Does anybody know where/how to find the operating frequency of a block ram? I particularly need M9K and M10K. I was not able to find them in the altera documentation. Kindly let me know if you have any info on this. 

 

Thanks.
0 Kudos
25 Replies
Altera_Forum
Honored Contributor II
583 Views

My guess would be that since 512 x 8-bits = 4kB, that the inference is dumb. 

 

1024 x 8-bits = 8kB, which needs a whole M9K. Try that. 

 

Cheers, 

Dave
0 Kudos
Altera_Forum
Honored Contributor II
583 Views

Dave, Jed. 

_there's nothing wrong with inference of the memory module Jed has written_. 

 

It's just that when instantiated within test_harness as top level module, the entire design gets reduced to 13 registers, of which the memory block takes only 8 bits. Quartus will not, by default, use a M9K RAM block for just 8 bits. 

 

Inference of RAM blocks for Jed's 2W4R module is working correctly and when you surround it with some logic that actually makes use of 4096 bits, it will be inferred into RAM blocks.
0 Kudos
Altera_Forum
Honored Contributor II
583 Views

Ok, I take back all the mean things I said about Quartus and its inference engine ... :)

0 Kudos
Altera_Forum
Honored Contributor II
583 Views

The RAM is inferred when I connect the address ports too to the shift registers. Now everything is working fine. 

 

rbugalho and Dave..Thanks a lot for helping me out.
0 Kudos
Altera_Forum
Honored Contributor II
583 Views

 

--- Quote Start ---  

Now everything is working fine. 

--- Quote End ---  

 

 

Wahoo! :) 

 

Cheers, 

Dave
0 Kudos
Reply