Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Frequency tolerance of PLL in Cyclone 10 FPGA

NShan12
New Contributor I
‎10-31-2019 03:17 PM
671 Views

I wanted to know the detailed specifications of the PLL in cyclone 10 FPGA, especially the frequency tolerance of generated clocks with respect to temperature variation of Industrial grade device (-40C to +100C). I referred the datasheet of Cyclone 10 device and could not find this information. Thank you.

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎11-07-2019 10:43 AM
518 Views

Hi ,

Characterization of PLL frequency with respect to temperature is not done, if the device is expected to work as expected with junction temperature -40 to 100 degree Celsius

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.