CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Opération réussie ! Abonnement ajouté.
Opération réussie ! Abonnement supprimé.
Désolé, vous devez procéder à une vérification pour effectuer cette action. Veuillez cliquer sur le lien de vérification dans votre e-mail. Vous pouvez le renvoyer à partir de votre
profil.
Quartus can generate RTL view, but using its LUT as primitive. ModelSim integrated into Quartus just don’t give RTL-like view. For learning VHDL basics, is there any configuration to force either of these two software generate most simple FLIP-FLOP level schematic (like below)? https://alteraforum.com/forum/attachment.php?attachmentid=15063&stc=1 greg
I'm sorry, but are you sure you used the RTL vieuwer? I seem to remember that one uses registers, adders, comparators, muxes and logic gates in the schematic. The technology uses the LUTs.
Is there a way to get most primitive flip-flop level logic view? Quartus post-mapping or post-fitting view all based on particular device's LUT as primitive, I wish to see more generic flip-flop gate form however.
Your code didn't have a flip flop in it. Just a latch that had to be emulated with luts. You want the map view to see the most primitive level. An FPGA is all luts and registers. That's as primitive as it gets on anfpga
--- Quote Start --- Can we get Quartus RTL views always expand thick bus lines to individual wires? --- Quote End --- In the RTL view no, but the RTL view is NOT the final implemented design. It is just your code converted to implementable hardware blocks. THe technology map view shows you each bus wire seperately and where each bit goes.
