Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

HPS Development Painful or Painless??

Altera_Forum
Honored Contributor II
‎04-03-2015 04:36 PM
1,758 Views

Hello, my co-workers are using the Cyclone V with the embedded HPS on their new board design and are having a lot of difficulties getting things to work. My co-worker wanted to simply have some code on the HPS side toggle an LED on the FPGA and it was painful trying to get things working and also it turned out that simply having the HPS write to a register on the FPGA side took a lot of time. So, I thought I'd do a post and ask the community about their experiences with the HPS development software and if others are have the same difficulties. Development time is very slow with all the different software tools and interfaces.  

 

Maybe in the next version of Quartus the tools will be easier to use. 

 

Any comments? 

 

Thanks, 

joe
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-24-2015 08:47 PM
469 Views

Do you have seen de1-soc examples? Are easy and well documented in getting started guide of terasic

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-30-2015 02:49 PM
469 Views

Hello, yes my co-worker has one but I would not say that it was easy or well documented.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.