Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Hard Copy ASIC for MAX 10 FPGA Design

Altera_Forum
Honored Contributor II
‎06-13-2016 05:54 AM
1,245 Views

I am interested in getting hardcopy ASIC out of MAX10 FPGA implemented design. The proof of concept is validated in MAX10 FPGA & for production the volume can be around 10K units. The processing engine that goes into the device is a low power handheld device. So, getting a hardcopy ASIC would be beneficial for low power as well as cost of manufacturing ASICs. 

 

From the below document, I see stratix FPGA & hardcopy IV share same IP cores thus can be interchangeable. 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/po/ss-hcasics.pdf 

 

Is Hardcopy ASIC possible with MAX10 FPGAs? 

 

Regards, 

Ritesh
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-13-2016 03:02 PM
525 Views

Just ask to Altera but I think 10k is low volume for ASIC..

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.