Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 토론

Having a clock issue

Altera_Forum
명예로운 기여자 II
2,170 조회수

Im rather new to quartus and having trouble with one of my assignments. 

 

I am designing a moore counter using 8 states and 3 jkff2 flip flops. Im almost certain that everything is wired up correctly but my simulation only shows the first state and almost seems that the circuit is not running the positive edge clock input.  

 

Im not sure if i have to do anything to set up the clock or if simply creating an input with a controlled waveform is right but for some reason the clock won't shift into the second state. 

 

Any suggestions or help would be greatly appreciated. 

 

Thank you.
0 포인트
5 응답
Altera_Forum
명예로운 기여자 II
1,149 조회수

Have you got a testbench? why not post the code and the specific problems, maybe showing a waveform that shows the problem. Otherwise, we can only guess.

0 포인트
Altera_Forum
명예로운 기여자 II
1,149 조회수

Hi Eddywick 

 

Please post your sample piece of code about your state transitions so that we can find out why the state is stuck at first state itself
0 포인트
Altera_Forum
명예로운 기여자 II
1,149 조회수

I haven't had to code the assignment yet just using Block Diagram/Schematic File. Attached is the circuit

0 포인트
Altera_Forum
명예로운 기여자 II
1,149 조회수

The picture is too low resolution to reall read it properly. Please re-attach at a higher res.

0 포인트
Altera_Forum
명예로운 기여자 II
1,149 조회수

This might be better

0 포인트
응답