Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Help with slim model

Altera_Forum
Honored Contributor II
‎09-02-2014 04:48 AM
992 Views

HELLO TO ALL IS THE FIRST TIME YOU USE THE SLIM MODEL, COULD HELP ME WITH STEPS AND AFTER THAT END WITH VHDL COMPILED THAT BO STEPS TO FOLLOW WHEN YOU GIVE ME OUT TO SIMULATION RTL you did not specify an EDA simulation.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-02-2014 06:57 AM
318 Views

Im sorry - what? 

 

How about you post a more coherant post outlining exactly what problem you are having?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.