Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

PLL Reconfig Icp, R, C Values

Deskew FIFO, RX phase compensation FIFO: same battle ?

Stratix3 DPA jitter timing

Confusion on signal attribute HIGH

Best way to port from Cyclone II to III

FFT Capabilities

Make sharing Bet Nios II IDE and Qartus II

Power reading in side the FPGA

truth table to bdf file

max3000 jtag chain

Dynamic voltage switching IO

FPGA Mechanical Pressure Limit

Problems on Cyclone's reset value

High speed FFT.

Signal Integrity Issue

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

Cyclone V issue with Fractional PLL and Reconfig IP Modules

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM