Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

simulation

Altera_Forum
Honored Contributor II
1,080 Views

hello  

 

i want to simulate frequency devidor with devision of 50 000 000 (from 50 MH z to reach 1 second period ) but how can i simulate this ... if i try with modelsim it takes many time to calculate the result .... is there faster way ?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
381 Views

For functional simulation you only need to try any small test counter. Then the 1 sec issue can be thought of as just a scaled case. 

 

For timing verification, use hardware e.g. led flashing rate.
0 Kudos
Reply