Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
303 Views

Hey, I would like to use HyperBus memory. My board will contain cyclone V too. My question is, how the clock pin in the HyperBus should be connected? To a standard IO of the FPGA or to a dedicated CLK pin. Best regards, Peleg

 
0 Kudos
2 Replies
Highlighted
Beginner
7 Views

0 Kudos
Highlighted
7 Views

Hello ,

Sorry somehow i missed your questions .

Can I know which cyclone V part number ? Can I know who is driving the clk ? if FPGA it will be good to connect to clock output .

Also are you using IP to map the hyperbis memory ? or your own RTL ?

 

Thank you,

 

Regards,

Sree

0 Kudos