Sorry somehow i missed your questions .
Can I know which cyclone V part number ? Can I know who is driving the clk ? if FPGA it will be good to connect to clock output .
Also are you using IP to map the hyperbis memory ? or your own RTL ?