Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How do I turn auto global clock signals off?

Altera_Forum
Honored Contributor II
2,292 Views

Hi again! 

 

Does anyone know how to turn this off in Version 10? It's adding macrocells to my design that I just can't afford.  

 

This system message: 

 

Info: Promoted clock signal driven by pin "clk" to global clock signal 

 

 

Thanks!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
1,297 Views
0 Kudos
Altera_Forum
Honored Contributor II
1,296 Views

Actually, that website doesn't help at all. The option it specifies isn't there... :(

0 Kudos
Altera_Forum
Honored Contributor II
1,296 Views

 

--- Quote Start ---  

Actually, that website doesn't help at all. The option it specifies isn't there... :( 

--- Quote End ---  

 

 

Hi, 

 

open the Assignment Editor. Double click into the tab "Assignment Name" , choose "Global signal". Go to the value tab and choose "off". In the "to" tab you have to specify your signal. Using "*" should switch the global feature off. That should solve your  

problem. 

 

Kind regards 

 

GPK
0 Kudos
Reply