Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to configure\program Stratix IV EP4SGX530KH40I3

CDAg
Beginner
‎01-16-2019 03:35 PM
2,503 Views

I cant establish JTAG communication with this part. nCONFIG always stays low indicating the part never generates\comes out of a Power On Reset which is required for configuration to be possible. Can any let me know what I can try? I have read what I believe are all the applicable ALTERA datasheets, handbooks, and app notes, for which I have my electrical interface implemented accordingly. I have VCC coming up with 50 -100us, and VCCAUX coming up after VCC reaches its final value. I dont know what the heck I may be doing wrong.

0 Kudos

Link Copied

3 Replies
JohnT_Intel
Employee
‎01-17-2019 05:40 AM
1,414 Views
Hi, Could you help to check if there is anything that is driving the nConfig pin? The reason is that this signal is input pin.
0 Kudos
Copy link
CDAg
Beginner
‎01-17-2019 02:48 PM
1,414 Views

Hi John, thank you very much for your response. We did already try driving the nCONFIG pin but unfortunately that did not help.

0 Kudos
Copy link
JohnT_Intel
Employee
‎01-18-2019 12:51 AM
1,414 Views
Hi, Could you help to measure using scope on nConfig and nStatus pin? I would like to understand what is the status of the device.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.