Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

How to connect Altera's Clocked Video Output block to SDI II Tx block?

Altera_Forum
Honored Contributor II
‎08-02-2014 02:04 AM
1,349 Views

Hi 

 

The following link shows the IOs of the SDI II Transmit IP core. It operates using single clock source 148.5MHz.  

http://www.alterawiki.com/uploads/3/36/sdi_tx.png 

 

I'm trying to figure out how to connect the Altera Clocked Video Output (CVO) to the SDI tx core. In my project, SDI II core is configured for SD/HD-SDI only (no 3G). And CVO is configured as 10bit with YCbCr format. Embedded sync is enabled.  

 

Most of the signal connections are intuitive such as TRS, LN, etc. But what signal from the SDI core do I connect to the CVO's video clock input (i.e. to clock the video data out)? For HD-SDI, I believe it's supposed to be 74.25MHz. I'm wondering if I should generate that clock signal through PLL. Or should it be connected to "tx_dataout_valid"? 

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-11-2014 08:29 PM
588 Views

Has anyone on this forum used the Altera SDI II IP with VIP Clocked Video Output? Please provide some guidance.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.