Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21323 Discussions

How to export FIFO_OUT_CSR outside QSYS?

Altera_Forum
Honored Contributor II
1,413 Views

Hi, 

 

I have some Fifos inside Qsys system and I would like to export the FIFO_OUT_CSR to logic outside Qsys, using a Conduit Interface (PIO Parallel IO). However, the OUT_CSR is a Avalon Slave Interface and the Conduit Interface is also a Avalon Slave, so I can not connect these two interfaces directly. 

 

Please, someone could help with this? I don't know if there is some component that I could put between this two Slaves Interfaces. 

 

If someone have another ideia, please share 

 

Thanks for helping
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
562 Views

you'll need to export the MM Slave interface directly and drive it with an MM Master state machine, or maybe add a NIOS, read from the CSR and write to the PIO

0 Kudos
Altera_Forum
Honored Contributor II
562 Views

Hi thepancake, 

 

Thanks for your helping. Just one question, can I do this state machine directly inside Qsys? 

 

Sorry for the basic questions, but I am an beginner. 

 

Thanks again
0 Kudos
Altera_Forum
Honored Contributor II
562 Views

directly, no. but you can code up a state machine in Verilog or VHDL, add an MM master interface, and create a custom component out of it. then you can work completely in Qsys

0 Kudos
Altera_Forum
Honored Contributor II
562 Views

I will try do. 

 

Thanks again
0 Kudos
Reply