Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to generate .v from .bdf to include all modules?

Altera_Forum
Honored Contributor II
‎03-02-2010 05:03 PM
1,518 Views

Hi, I am trying to create .v file from .bdf file, the bdf file has several modules. The generated .v file has just one top level module. How to setup so that .v file can include all the modules? this is on quartus II 9.1, thanks

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-04-2010 09:52 AM
757 Views

Why do you want to have everything in one file? 

I think you'll have to copy/paste the code of the modules in your main verilog file. Bit it will take some time, and you'll probably have to rename some signals.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.