Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to interconnect between two Cyclone III boards?

Altera_Forum
Honored Contributor II
‎04-23-2011 08:45 AM
1,349 Views

Hi, 

 

I have two Cyclone III boards. One is a board with EP3C25Q240 and the other is a board EP3C5E144. What I want to do is establish interconnection between these two boards via LVDS. And now the EP3C25Q240 should transmitt data, and the EP3C5E144 board should recieve data. To do this I have inserted ALTLVDS(transmitter) in EP3C25Q240 board, and I've also inserted ALTLVDS(receiver) in EP3C5E144 board. But, unfortunately, it doesnit work.I observed data in EP3C5E144 board via signaltap, but the data is not true. 

anyone can help me? Thanks in advance. 

 

PS. I use quartus 8.1 and the cable is about 10 cm long.
multiple-attachments.zip
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-24-2011 08:00 AM
611 Views

ALTLVDS is making up a synchronous data connection. You have to send a reference clock along with the data to synchronize bit and frame timing.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-25-2011 03:44 AM
611 Views

thx. 

understand.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.