Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20764 Discussions

How to use CLOCK_50 on Cyclone II device

LChow3
Novice
993 Views

I like to program a simple D flip-flop with an asynchronous reset. It requires a Clock input. 

I'm using a Cyclone II device. Shall I use the pin CLOCK_50  as the Clock?

Is there any example of how to use the clock?

Labels (1)
0 Kudos
6 Replies
FvM
Valued Contributor III
970 Views
Hello,
there's no Cylone II pin named CLOCK_50, you are apparently asking about a specific development board. Which one?
Generally, you should use a global clock network to clock your DFF, either fed by a clock input or a PLL output. There are surely demonstration projects shipped with your development board.
0 Kudos
LChow3
Novice
952 Views

The device is EP2C20F484C7. 

Can you share any link or documentation on how to use a global clock for the D flip-flop please?

Thank you.

0 Kudos
Nurina
Employee
955 Views

Hi,


Are you trying to create a design on the Quartus software? And are you using a devkit?


Regards,

Nurina


0 Kudos
LChow3
Novice
952 Views

I just like to do a simple testing on how to configure Clock for a D flip-flop on FGPA board - Cyclone II family, device name EP2C20F484C7

Any idea how to configure clock?

0 Kudos
Nurina
Employee
917 Views

Hi,


I assume you're able to write the RTL code and that you're using this development board: https://cs.colby.edu/courses/F22/cs232-labs/DE1_User_Manual.pdf


From your RTL code, you probably have an input clock signal, assign this to the PIN_L1 on Pin Planner, you may find this helpful: https://www.youtube.com/watch?v=XH4OajcYYjA



Regards,

Nurina


0 Kudos
Nurina
Employee
864 Views

Hi,


Do you have any updates?


Regards,

Nurina


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
Reply