Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

I/O pins not used

ShivaKi
Beginner
637 Views

Hello,

 

For Cyclone V part 5CEBA7F27C8N,  the I/O pins which are not used should be left floating or connected to Ground? 

Referred to Pin connection guidelines document, related data for I/O pins is not present

Labels (1)
0 Kudos
3 Replies
AqidAyman_Intel
Employee
558 Views

It is recommended connecting I/O pin that was not used as what defined in the Quartus Prime software


0 Kudos
AqidAyman_Intel
Employee
512 Views

Hi,


I would like to follow up on you for this issue.

Do you need more clarification on this? Or I can close this thread?


0 Kudos
AqidAyman_Intel
Employee
437 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply