Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19320 Discussions

I am seeing the following error when running Timing Analysis for Stratix 10. Error: LVDS SDC cannot find IOPLL. Ensure IOPLL SDC is listed before LVDS SDC in qsf.

WSant20
Beginner
451 Views

I tried implementing the workaround mentioned in the following link, but it does not solve the problem.

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/compon...

 

I am using Quartus Version 19.1.0 Build 240 03/26/2019 SJ Pro Edition.

I have installed patch 0.19 as mentioned in the above link.

0 Kudos
0 Replies
Reply