I am seeing the following error when running Timing Analysis for Stratix 10. Error: LVDS SDC cannot find IOPLL. Ensure IOPLL SDC is listed before LVDS...

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

I am seeing the following error when running Timing Analysis for Stratix 10. Error: LVDS SDC cannot find IOPLL. Ensure IOPLL SDC is listed before LVDS SDC in qsf.

653 Views

I tried implementing the workaround mentioned in the following link, but it does not solve the problem.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/component/2019/error--lvds-sdc-cannot-find-iopll--ensure-iopll-sdc-is-listed-be.html

I am using Quartus Version 19.1.0 Build 240 03/26/2019 SJ Pro Edition.

I have installed patch 0.19 as mentioned in the above link.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.