Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

I want to implement a one digit 0 to f counter on de1 board. The display cannot rotate althouh I used clk signal.

MSoe
Beginner
‎09-21-2018 08:14 AM
1,482 Views
 
0 Kudos

Link Copied

1 Reply
sstrell
Honored Contributor III
‎09-21-2018 07:56 PM
607 Views

It might be helpful to post your HDL code so we can see what you're trying to do.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.