Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

IO speed of VREFB pins when used as user IO in Cyclone10 LP

xytech
New Contributor I
1,645 Views

Hi

We use 10CL055YU484C8G.

In Intel's 《cyclone_10_lp_schematic_review_worksheet.doc》 and Cyclone 10 LP Core Fabrice and General Purpose I/O Handbook, section 5.9.3, it mentioned "the VREF pins have higher pin capacitance than regular user I/O pins. This affects the timing if the pins are used as inputs and outputs" . Which means it might NOT able for VREF pins to input/output High speed signals.

 

Questions:

(1) We use VREF pins as regular IO. How can we quantitatively evaluate its speed? Can we use it to output 200MHZ IO signals?

(2) Same question for RUP and RDN pins used as user IO with 200MHZ speed.

Thanks!

 c10-VREF.pngc10-2.pngc10.png

0 Kudos
1 Solution
xytech
New Contributor I
1,330 Views

We gave up on this topic. Managed to avoid using these VREF pins and RUP and RDN pins.

View solution in original post

0 Kudos
6 Replies
xytech
New Contributor I
1,330 Views

up

0 Kudos
xytech
New Contributor I
1,330 Views

up

0 Kudos
xytech
New Contributor I
1,330 Views

up

0 Kudos
xytech
New Contributor I
1,330 Views

upppppppp

0 Kudos
Rahul_S_Intel1
Employee
1,330 Views

Hi ,

For the Vref Pins to get exact values, is it possible for you to simulate.

0 Kudos
xytech
New Contributor I
1,331 Views

We gave up on this topic. Managed to avoid using these VREF pins and RUP and RDN pins.

0 Kudos
Reply