Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19345 Discussions

IO speed of VREFB pins when used as user IO in Cyclone10 LP

xytech
New Contributor I
537 Views

Hi

We use 10CL055YU484C8G.

In Intel's 《cyclone_10_lp_schematic_review_worksheet.doc》 and Cyclone 10 LP Core Fabrice and General Purpose I/O Handbook, section 5.9.3, it mentioned "the VREF pins have higher pin capacitance than regular user I/O pins. This affects the timing if the pins are used as inputs and outputs" . Which means it might NOT able for VREF pins to input/output High speed signals.

 

Questions:

(1) We use VREF pins as regular IO. How can we quantitatively evaluate its speed? Can we use it to output 200MHZ IO signals?

(2) Same question for RUP and RDN pins used as user IO with 200MHZ speed.

Thanks!

 c10-VREF.pngc10-2.pngc10.png

0 Kudos
1 Solution
xytech
New Contributor I
222 Views

We gave up on this topic. Managed to avoid using these VREF pins and RUP and RDN pins.

View solution in original post

6 Replies
xytech
New Contributor I
222 Views

up

xytech
New Contributor I
222 Views

up

xytech
New Contributor I
222 Views

up

xytech
New Contributor I
222 Views

upppppppp

Rahul_S_Intel1
Employee
222 Views

Hi ,

For the Vref Pins to get exact values, is it possible for you to simulate.

xytech
New Contributor I
223 Views

We gave up on this topic. Managed to avoid using these VREF pins and RUP and RDN pins.

Reply