IOPLL in normal mode，output edge and input edge are not aligned

[jli125]

The device is Arria 10. IOPLL input clk freq is 100M，output0 is 100M and output1 is 800M. Output0 is used as an internal clock. In the image，this is the SignalTap screenshot，and sampling clock is ouput1（800M），Why the two signals are not aligned？

[Rahul_S_Intel1]

Hi , Kinldy check, is there any phase sift is provided in the PLL IP. Mostly this will happens because of phase shift. Regards, Rs