Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20867 Discussions

Implimenting a NCO Core.

Altera_Forum
Honored Contributor II
2,982 Views

Hi i am learning to use Quartus II, 

 

At the moment i am trying to just generate a sin wave for a stratix II board. 

 

I have set up the NCO block and got the symbol on the block diagram but i have no idea where to go from here. 

 

Can anyone give me the direction to go in or a diagram i can copy from? 

 

Thank you
0 Kudos
23 Replies
Altera_Forum
Honored Contributor II
268 Views

 

--- Quote Start ---  

What are the results of your simulation? Nothing at all? 

It isn't necessary to map the device pins just to make the simulation work. 

Have you configured the clock input pin in your simulation to provide a clock to the pll? 

You need to create a waveform file and put the clock input in it, and attribute a clock to this pin so that it can drive your pll. 

 

I hope this helps 

 

Regards, 

Thiago 

--- Quote End ---  

 

 

It's posible send to ADC output to visualize in a osciloscope?
0 Kudos
Altera_Forum
Honored Contributor II
268 Views

You could try using a logic analyzer in this case 

 

Regards 

Thiago
0 Kudos
Altera_Forum
Honored Contributor II
268 Views

 

--- Quote Start ---  

You could try using a logic analyzer in this case 

 

Regards 

Thiago 

--- Quote End ---  

 

 

Do you have the desing to share? 

 

 

Thank's a Lot!
0 Kudos
Reply