- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am currently working on a Cyclone 2 ep2c35F672c6 FPGA and I don't find a solution to the following problem: I have a clock connected to the P2 pin (CLK2 pin) and I need to delay it with one extra nanosecond. In the ressource property editor (see attached figure) I see a path with delay elemnts but I was not able to activate this path. How exactly can I activate this path? If it is shown in the ressource property editor, does it mean that it is supported by the pin? Thank you!Link Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi dipling,
--- Quote Start --- Hi, I have a clock connected to the P2 pin (CLK2 pin) and I need to delay it with one extra nanosecond. --- Quote End --- You should use a PLL for generating clocks with a skew wrt a reference clock. PLL's can be added by the MegaWizard in your design. Hope this helps...- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
PLL is not an option.. the same structure will be replicated about 8 times in the design and I don't have that many PLLs, actually I have none available at the moment. Thanks for sugestion anyways!- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The I/O programmable delay configuration is available at the Assignment Editor.
But I'm not sure it would be the best solution. Why you need that delay? What exactly you want to achieve? You mention you need it on eight different pins. What is the relation between those 8 signals? Are they 8 different clocks?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- The I/O programmable delay configuration is available at the Assignment Editor. --- Quote End --- Yes, I found three options related to delays: D1 Fine Delay, D4 Fine Delay and DPCLKp to Fan-Out destinations delay. The first two have no effect (maybe because they can't be applied to this pin????) and the last one can't be used since this pin is not a Dual-Purpose clock pin. --- Quote Start --- Why you need that delay? What exactly you want to achieve? --- Quote End --- Have a look in the post attached image... I have a 1ns tSU parameter for the external device and source synchronous edge-aligned DDR input data. I thought that with a bit more delay on the clock line these settings could actually work... I assumed that by constraining tSU, Quartus would enable the delay paths automatically, but it doesn't. --- Quote Start --- You mention you need it on eight different pins. What is the relation between those 8 signals? Are they 8 different clocks? --- Quote End --- Yes, all are independent unrelated clocks in range 2.5-125 Mhz.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Yes, I found three options related to delays: D1 Fine Delay, D4 Fine Delay and DPCLKp to Fan-Out destinations delay. --- Quote End --- I think these options are not supported in Cyclone families. The relevant options should be "increase/decrease input delay ...". But again, usually it is best to let the fitter manage those delays using the right timing constraints. --- Quote Start --- I have a 1ns tSU parameter for the external device and source synchronous edge-aligned DDR input data... Yes, all are independent unrelated clocks in range 2.5-125 Mhz. --- Quote End --- Multiple fast edge-aligned DDR input interfaces, without PLL, doesn't sound easy. Either way, I'm not sure you are applying the right timing constraints. tSU as an output parameter, normally means clock-to-data delay, and not data-to-clock delay.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page