Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21618 Discussions

Indirect configuration

Altera_Forum
Honored Contributor II
‎08-25-2014 01:07 PM
1,107 Views

I work with Cyclone V E and choose Indirect Configuration solution ( .jic ). AS 4X 

Now I have : 90% (Failed), also there are no signals on my EPCQ32 pins. 

Programming into RAM was successful (.sof) 

 

May be I find a mistake in MSELs. I choose wrong conbination, because I thought that is just JTAG configuration. 

00000 instead 10010 

What can I do now? How can I find out real problem with experiment? Should signals be on EPCQ pins even with wrong MSELs?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-25-2014 06:13 PM
385 Views

You may want to read table 7-3: configuration pin summary for cyclone v devices in the device handbook. It clarifies why the SFL can't drive any of the EPCS connected pins in FPP configuration mode. 

 

Apart from this problem, the EPCS stored configuration can't be read by the configuration controller in FPP mode.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.