Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Information on how to interface with RAM stick included with Stratix III DSP Devel

Altera_Forum
Honored Contributor II
‎09-07-2011 02:38 PM
1,106 Views

I had posted previously on how to get my design in DSP Builder to work in Quartus II with SignalTap II Logic showing 128k output instead of 8k. I finally found a way to get the design compiled in 16k instead of 8k, however I noticed that it if I attempt to compile it at 32, 64, and 128k, the design will not compile due to a shortage of memory. The FPGA board is the Stratix III DSP Development Kit. It comes with an add-on board of 1GB of RAM. Putting this on the board should get it to compile up to 128k, but after putting it on, it hasn't worked. I'm guessing the board has not recognized it or can't interface to it. Does anyone know how to verify that the board is seeing the RAM add-on and if it's not seeing it, how to interface to it? 

 

Thanks, 

 

Daniel
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-13-2011 08:59 AM
365 Views

SignalTap can only use the FPGA's on-chip memory and won't use an external RAM chip. But why do you need to read so many output samples with signaltap?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.