Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20790 Discussions

Input Soft_LVDS

Altera_Forum
Honored Contributor II
‎06-06-2018 05:24 AM
1,278 Views

Hi! 

Who knows how to https://alteraforum.com/forum/attachment.php?attachmentid=15478&stc=1 connect differential LVDS inputs to ALTERA_SOFT_LVDS?
Preview file
127 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-06-2018 08:48 PM
543 Views

Select differential pin pairs in 2.5V supplied bank, assign LVDS IO standard to the positive pins, the negative pins are assigned automatically

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.