Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Inquire about the default state of I/O Pins

H_K1
Beginner
‎06-20-2024 02:31 AM
524 Views

Hi 
I am currently working on project involving Intel/Altera 5CSEBA4V2317N specifically focusing on FPGA I/O Bank : PL Bank 3B.

Could you please provide the information of default state of these pins ( High, Low, High impedance) when the FPGA is not programmed ?


Thankyou.

0 Kudos

Link Copied

1 Reply
NormanS_Intel
Moderator
‎06-23-2024 06:28 PM
458 Views

Hello H_K1,

 

Thank you for posting in the community!

 

To ensure you receive the most specialized assistance, we have a dedicated forum that addresses these specific concerns. Therefore, I will be moving this discussion to our FPGA Forum. This will allow our knowledgeable community and experts to provide you with timely and accurate solutions.

 

Best regards,

Norman S.

Intel Customer Support Engineer


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.