- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am currently working with an Agilex 7 M-Series development board, specifically the AGMF039R47A1E2VR0 model, for FPGA development. In my project, I plan to use PCIe DMA to transfer data to the HBM and have selected the Multi Channel DMA Intel® FPGA IP for PCI Express for this purpose.
After reviewing the example design documentation and the User Guide, I have a few questions that I hope you can help address:
Driver Compatibility:
The example design uses the active serial ×4 interface and provides a corresponding driver. However, the board I am using is configured with the AVST ×8 interface. Could you confirm if the provided driver in the example design supports the AVST ×8 interface? If not, are there any recommended development steps or alternative solutions for compatibility?
Hardware Support:
In the "Device Hardware Requirements" section of the example design User Guide, I noticed that the AGMF039R47A1E2VR0 model is not listed as a supported device. Could you confirm whether this board is compatible with the Multi Channel DMA IP? If not, are there any recommended alternatives or solutions?
Additional Resources:
Are there any specific drivers or reference designs available for the AGMF039R47A1E2VR0 board that could help with my use case?
I look forward to your response.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi admaris,
Thanks for reaching out.
Yes, according to the design example user guide, the Agilex 7 M-Series Dev Kit is not supported for the Design Example hardware test for MCDMA R-Tile and F-Tile. However, this does not mean that the device OPN (AGMF039R47A1E2VR0) cannot support the MCDMA IP design example.
When creating a new project in Quartus, choose the Agilex 7 M-Series Dev Kit. Select the R-Tile/F-Tile MCDMA IP from the IP Catalog. In the IP Parameter, choose 'NONE' in the 'Target Development Kit' when generating the design example. You need to perform the pin assignments manually. You will also need to write your own software/driver for the hardware testing. You may refer to the existing driver and software application provided in the generated Design Example for the supported Dev Kit in MCDMA R-Tile/F-Tile.
Currently, there is no reference design available with a driver that supports the Agilex 7 M-Series Dev Kit.
Multi Channel DMA Intel® FPGA IP for PCI Express* Design Example User Guide: https://www.intel.com/content/www/us/en/docs/programmable/683517/24-3/introduction.html
Thanks.
Best Regards,
Ven
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi admaris,
As there are no further inquiries, I will transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you.
After 15 days, this thread will be transitioned to community support.
The community users will be able to help you with your follow-up questions.
Thanks.
Best Regards,
Ven

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page